Accelerator-based neutron-spallation facilities often derive their internal timing reference from the AC-power grid. Because the grid-frequency fluctuates, there is an inherent conflict between the performance of accelerator systems and neutron choppers. An optimal solution to this problem is to provide a phase-locked timing-reference signal with enough coupling to the grid to meet accelerator demands and enough de-coupling to meet chopper requirements. This paper describes the design and operation of a LANSCE-12-developed DSP-based timing-reference generator suitable for grid-synchronized facilities. It outputs a phase-locked, nominal 120-Hz pulse train. The amount of grid coupling or output pulseto-pulse filtering can be set by the user to any of 10 discrete levels. The paper also includes a description of the real-time dual-loop control algorithm running in the DSP, how different loop parameters are used at each control point and performance results.
INTRODUCTION
Accelerator-tracking and chopper-tracking sigmas as well as system-wide and chopper timing requirements have been described in references [1, 2, 3] . As a brief review, the accelerator tracking sigma, measured as one standard deviation of the time interval between the zerocrossing and reference signals, is a measure of how closely the reference tracks the grid.
The chopper-tracking sigma is measured as one standard deviation of the time interval between the reference and a chopper's output synchronization pulse. Typically, 10oO points are used to compute the standard deviations.
Most accelerator sub-systems, such as instrumentation, control, and RF power, are not adversely affected by timing jitter and wandering grid phase. However, other systems, such as neutron choppers or other lowbandwidth slow-response devices, are unable to track the fast variations in the line phase and would prefer a stable clock or be de-coupled from the grid.
Normally, choppers must be properly phased to the timing reference signal they use so that they can block or chop the neutrons that are supplied to them at a certain and specified time in each cycle. An optimal solution to this problem is to provide a phase-locked timing-reference signal with enough coupling to the grid to meet accelerator demands and enough de-coupling to meet chopper requirements. This paper describes a phase-locked timing-reference generator developed at LANSCE-12 that allows the user to set the amount of reference-signal coupling to the grid thereby allowing for optimal operating performance of both the accelerator and choppers. 
HARDWARE
The block diagram of the Timing-Reference Generator is shown in figure 2 . In general terms, the generator consists of input signal conditioning hardware (an analog card), a digital card, and an Innovative Integration Inc. SBC32 TMS320C32-based DSP board. The digital card connects to the DSP card by a ribbon L cable and contains simple one-shots and digital ZX-P output bufferlline-driver TTL circuitry.
Two outputs are n provided for the user. One is a sample clock pulse train ZX-M output which can be viewed to confirm the 3 -m~ system sample rate. The other output is the phase-locked smoothed ZX-OR output timing-reference pulse train.
Two RS-232 communications ports are available to the user. Port 1 is used to program the SBC32's flash PROM. Port 2 was programmed to output ASCII status information such as control level, measured frequency, output frequency, and time difference between the reference and output signals. This has been successfully connected to a National Instruments ENET-23U4 serial to Ethernet device and served over the local network. The SBC32 has four flOV 16-bit ADCs and four flOV 16-bit DACs. The 32-bit floating-point DSP runs at 60 MHz and has two 32-bit internal counterltimer registers that are clocked at 15 MHz. One is used to set the periodic 3 -m~ sample rate, and the other used to generate the phase-locked 120-Hz reference pulses.
A step-down transformer provides a 4-VAC signal to the analog card where it is filtered by a 700-Hz singlepole RC low-pass filter and then supplied to the DSP card. This filtered signal is also applied to a couple of comparators and positive and negative zero crossing pulses are generated and provided as user outputs.
A front-panel precision potentiometer is used as a simple means to control the set point. Its output is 0 to 10 VDC which the DSP reads, discretizes and interprets as a control level. A ribbon cable connects these analog-type
THEORY OF OPERATION
The Timing-Reference Generator is based on and uses a programmable, real-time, dual-loop, feedback control system implemented within the DSP. The inner loop controls the velocity or frequency, and the outer loop controls phase.
The algorithm first detects the frequency of the grid, and multiplies it by two. It feeds this value forward to the velocity-loop triple-summing block. The zero-order hold after the triple summing block models the 120-Hz internal-loop discrete-sampling rate. A PI controller block amplifies the velocity error signal and feeds it to a discrete-time-domain IIR single-pole low-pass filter. This filter is the primary design element of the timingreference generator. Its design bandwidth ranges from 0.05 to 5 Hz and sets the fundamental response of the entire model and the overall ability to track the grid. The value of this filter also determines the amount of jitter removal from the output pulse train. A software limiter on the output of the filter ensures that the output frequency is within 120 f: 1 Hz. The output frequency is then integrated and multiplied by 2n to obtain radian phase for the outer control loop.
The reference phase is derived from the grid zero Control Level crossings and fed to the outer loop summing block where it is compared with the feedback phase value. The phase error is then forwarded to a gain block, Kp-ph, where it is amplified, sampled with a zero-order hold running at 120 Hz, and then fed to the triple-summing block.
The system is tuned by first tuning the inner velocity loop and then the outer phase loop. The velocity loop is tuned by selecting the desired filter cut-off frequency, calculating its coefficients, setting the outer phase-loop gain to zero, and adjusting the PI coefficients for a stable frequency response.
When operating, at each control level, the DSP calculates the necessary coefficients for the velocity-loop PI block, the digital filter, and the phase loop Kp-ph block.
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The figures show that when set to a low coupling level of zero, there is a significant amount of reference output wandering with respect to the grid. When set to a higher coupling level of 7, the time interval is much tighter. This also corresponds to slightly more pulse-to-pulse statistical variance.
CONCLUSIONS
A programmable phase-locked timing-reference generator has been successfully designed and developed. It allows the user to select an appropriate amount of grid coupling such that performance of both the accelerator and chopper systems is optimized.
The first generation system allowed 10 discrete control levels. The generator has been recently upgraded to incorporate a better digital IIR filter and 100 control points instead of 10.
